收藏本站
CDB8422
3.3
Hardware Mode Control
This section provides a full description for the hardware mode control switches S3, S4, and S7, see the ta-
bles below. Switches S3 and S4 control the pull-up or pull-down resistor value attached to the MS_SEL and
SAOF pins of the CS8422, respectively. Each resistor value is sensed during the power-up sequence to
configure the device correctly. Consequently, for a modification to S3 or S4 to take affect, the CDB8422
should be reset by pressing push-button S5. For all switch positions, 0 = OPEN and 1 = CLOSED. See the
CS8422 data sheet for complete details of hardware mode behavior.
Due to a limited number of switches, the following CS8422 hardware mode configuration settings are not
changeable on the CDB8422: de-emphasis auto-detect is always enabled and the SRC MCLK is always the
PLL clock.
Also, some FPGA register settings are fixed in hardware mode. The MCLK sent to the SAO2 header J25 is
always the CS8422’s RMCK, the TDM subclocks at header J30 are always from SAO1, and the CS8406’s
V, U, C, TCBL, and AUDIO pins are always low.
Switch S3 controls the master/slave and clock ratio options for both serial output ports, see Table 3 for
switch configurations. For SDOUT1, when the serial port is set to master mode, the master clock ratio de-
termines what the output sample rate will be based on the MCLK selected for SDOUT1 (chosen by
position 6 on S7). For SDOUT2, the output sample rate is equal to the sample rate of the incoming receiver
data, and the master mode clock ratio determines the frequency of RMCK relative to the incoming receiver
sample rate.
MS_SEL[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
SDOUT1
Slave Mode
Master Mode, Fso = MCLK/128
Master Mode, Fso = MCLK/256
Master Mode, Fso = MCLK/512
Slave Mode
Master Mode, Fso = MCLK/128
Master Mode, Fso = MCLK/256
Master Mode, Fso = MCLK/512
Slave Mode
Master Mode, Fso = MCLK/128
Master Mode, Fso = MCLK/256
Master Mode, Fso = MCLK/512
Slave Mode
Master Mode, Fso = MCLK/128
Master Mode, Fso = MCLK/256
Master Mode, Fso = MCLK/512
Table 3. S3 Settings
SDOUT2
Slave Mode,
RMCK = 256*Fsi
Master Mode,
RMCK = 128*Fsi
Master Mode,
RMCK = 256*Fsi
Master Mode,
RMCK = 512*Fsi
Note:
Note:
DS692DB2
If SDOUT1 is set to slave mode, the SAO1 header J24 will be the master (not the CS8406) and the
CS8406’s OMCK/ILRCK ratio will be set to 256xFs.
If TDM Mode is selected for SDOUT1 by switch S4, then SDOUT1 cannot be set to “Master Mode,
Fso = MCLK/128”
25
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CDB8952T BOARD EVAL FOR CS8952
CDCE906-706PERFEVM EVAL MOD PERFORMANCE CDCE906/706
CEVAL-033 BOARD EVAL FOR CVCO33 .3"X.3"
CF37S COVER FLANGE 37POS FEMALE
CG0402MLC-05LG SUPPRESSOR ESD 5VDC 0402 SMD
CG0402MLU-24G SUPPRESSOR ESD 24VDC 0402 SMD
CG0603MLA-26KE CHIP GUARD
CG0603MLD-12E VARISTOR 12VDC 1CH 0603 SMD
相关代理商/技术参数
CDB8427 功能描述:音频 IC 开发工具 Eval Bd 96kHz Dig. Audio Transcvr RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB8952 制造商:Cirrus Logic 功能描述:NOT RECOMMENDED FOR NEW DESIGNS - USE CDB8952T - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB8952T 功能描述:以太网开发工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
CDB-9PF 制造商:HRS 制造商全称:HRS 功能描述:CD CRIMP TYPE CONNECTOR
CDB-9SF 制造商:HRS 制造商全称:HRS 功能描述:CD CRIMP TYPE CONNECTOR
CDBA1100 制造商:COMCHIP 制造商全称:Comchip Technology 功能描述:SMD Schottky Barrier Rectifier
CDBA1100-G 功能描述:肖特基二极管与整流器 SCHOTTKY DIODE 1A, 100V RoHS:否 制造商:Skyworks Solutions, Inc. 产品:Schottky Diodes 峰值反向电压:2 V 正向连续电流:50 mA 最大浪涌电流: 配置:Crossover Quad 恢复时间: 正向电压下降:370 mV 最大反向漏泄电流: 最大功率耗散:75 mW 工作温度范围:- 65 C to + 150 C 安装风格:SMD/SMT 封装 / 箱体:SOT-143 封装:Reel
CDBA1100GS 制造商:COMCHIP 制造商全称:Comchip Technology 功能描述:SMD Schottky Barrier Rectifier